Notifications
Clear all

Cannot generated trace.vcd using the PlatformIO

Page 2 / 3
 

dchaver
(@dchaver)
Member Admin
Joined: 4 years ago
Posts: 92
 

Hi Wenye,

Great to hear that!

Best regards

Dani


   
RCWO reacted
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@wenyeliu 

hello liu,

I have the same problem as you.

Installed verialtor on a windows system using Cygwin. gcc-core 11.4 ,verilator v4.228

the report shows success, but the vcd wave file is not generated in the folder

It is now no longer possible to install previous versions of gcc on cygwin

image

May I ask how to run the Vrvfpgasim.exe directly in the cygwin terminal by inlucding the +ram_init_file and +vcd=1

 


   
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@dchaver

hello, dchaver,

I have the same problem.

Installed verialtor on a windows system using Cygwin. gcc-core 11.4 ,verilator v4.228

the report shows success, but the vcd wave file is not generated in the folder

It doesn't seem to be possible to install previous versions of gcc-10.2 on cygwin

image
image

 


   
ReplyQuote
dchaver
(@dchaver)
Member Admin
Joined: 4 years ago
Posts: 92
 

Hi delete,

In v3.0 of RVfpga that we released a couple of months ago (you can obtain it at: https://university.imgtec.com/rvfpga-el2-v3-0-english-downloads-page/) we have added the following note. Can you please try it and let us know if it resolves your problem?

image

Best regards

Dani


   
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@dchaver

Hi, Dani,

Thanks to reply.

I submitted an application before but didn't get it. I'm trying again now but it's under review

While waiting I would like to ask the following can you please provide the file Vrvfpgasim.exe conveniently. I would like to try and see if there is something wrong with my Vrvfpgasim.exe file.

Best regards

Delete


   
ReplyQuote
dchaver
(@dchaver)
Member Admin
Joined: 4 years ago
Posts: 92
 

I think the problem is related with the cygwin libraries. In v3.0, inside the "RVfpgaEH1/RVfpga/verilatorSIM/OriginalBinaries/BinariesWindows" folder, you will find the .exe and the cygwin libraries. Meanwhile, can you try with these ones: https://drive.google.com/file/d/1hUuHPfQ9m1T8OiWDqexJpnJkleZQkIQ4/view?usp=drive_link


   
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@dchaver 

Thanks for the advice.

I have tried the exe file inside the "RVfpgaEH1/RVfpga/verilatorSIM/OriginalBinaries/BinariesWindows" and it is ok. But the exe file in that latter link still won't generate a vcd file. If I use the make command in the verilatorSIM folder in fpga 3.0 I will get an error. But in the original verilatorSIM there is no error, do I need to upgrade the verilator version.  And if I directly replace those three files in cygwin libraries then the make command in cygwin will be wrong.

 


   
ReplyQuote
dchaver
(@dchaver)
Member Admin
Joined: 4 years ago
Posts: 92
 

@delete 

Can you try to generate the executable with make? You should be able to resolve the error with the instructions that I sent you in my first post.

If that does not work, I'll test it in my system and try to see what's happening.

Dani


   
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@dchaver 

make inside RVfpgaEH1/RVfpga/verilatorSIM

The following error occurred

image

   
ReplyQuote
dchaver
(@dchaver)
Member Admin
Joined: 4 years ago
Posts: 92
 

So I understand you still don't have V3, right? I've asked you to be approved as soon as possible. When you get it, try in V3 to generate the binary and try to run it again.


   
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@dchaver 

I'm sorry to have disturbed you.

I have got v3

in v2: it is .v

image

in v3: it is .sv

image

so the error occurred

I don't know what went wrong.

if 'make' in v2's verilatorSIM, no errors and no .vcd file

if 'make' in v3's verilatorSIM, the error occurred.

 


   
ReplyQuote
dchaver
(@dchaver)
Member Admin
Joined: 4 years ago
Posts: 92
 

In a few minutes I'll make some tests in my computer and let you know.


   
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@dchaver 

Ok, thank you so much.


   
ReplyQuote
dchaver
(@dchaver)
Member Admin
Joined: 4 years ago
Posts: 92
 

Can you try to rename in v3 from "swervolf_syscon.v" to "swervolf_syscon.sv" in file "RVfpga/RVfpgaEH1/RVfpga/verilatorSIM/swervolf_0.7.vc"?

image
This post was modified 4 months ago by dchaver

   
ReplyQuote
(@delete)
Active Member
Joined: 4 months ago
Posts: 13
 

@dchaver 

Thanks again

Wow! ‘make' worked successfully.

But the generated .exe file still can't generate a .vcd file in V3. It's so confusing.


   
ReplyQuote
Page 2 / 3