Notifications
Clear all
Topic starter
11/08/2022 1:01 am
Since we need to increase the IP provided by Xilinx to SoC based on the RISC-V , we need to simulate under Vivado. But we don't know how to store the instructions produced by the compiler.