Clear all

Use Vivado to simulate the Swervolf core


New Member
Joined: 1 year ago
Posts: 1
Topic starter  


Since we need to increase the IP provided by Xilinx to  SoC based on the RISC-V , we need to simulate under Vivado. But we don't know how to store the instructions produced by the compiler.