FoRUmS

rvfpga Synthesis Error in Vivado  

 

atsheikh
(@atsheikh)
New Member
Joined: 1 year ago
Posts: 2
03/01/2022 11:44 am  

Please see the attached figure that describes the synthesis error that I am facing while doing lab 1.


ReplyQuote
Topic Tags
dchaver
(@dchaver)
Eminent Member
Joined: 1 year ago
Posts: 24
04/01/2022 6:48 am  

Hi @atsheikh,

It's strange that you obtain this error, as Lab 1 has been tested several times by different people. Are you using Vivado 2019.2? Are you sure that you are following exactly the same steps described in that lab for synthesizing?

Anyway, I think that you should be able to resolve the problem by redefining that file as System Verilog, which does support multiple packed dimensions. You can do that in different ways: one is to modify the file type to System Verilog in the Source File Properties window (see attached screenshot). 

Let us know if you can resolve your problem or you need more help.

Best regards


ReplyQuote
atsheikh
(@atsheikh)
New Member
Joined: 1 year ago
Posts: 2
04/01/2022 7:26 am  

@dchaver It worked. Many Thanks.


ReplyQuote